



New Strategies and Concepts in Automotive Embedded System Development PART II

Ateliers Electroniques Automobile 2005

Jouy-en-Josas, Le 17 novembre 2005 au Domaine du Montcel

Dr. Karlheinz E. Weiss
X2E GmbH




- Introduction
 - Future requirements in automotive embedded system design
 - Basics of Field Programmable Gate Arrays (FPGA)
 - Development tool flow for System on a Chip (SoC)-FPGA
- FPGA contra ASIC development
- Application Example: Complex Gateway
 - FPGA based Standard Core
 - Low cost FPGAs based on soft processors
- Conclusion
- Outlook



- Electronic devices dramatically increases the „added value“ of the car
- Developing cycles will be shorten in the future
- System integration will become the main challenge for the OEM
 - Requires more time and effort before start of production
- Costs must be reduced
- Development risks and time must be reduced
- What ist required in the future? New Strategies and Concepts, based on
 - New technologies: Programmable Logic (e.g.: SoC FPGAs)
 - High level design re-use
 - Rapid prototyping methods
 - Powerfull tool support



Amount of programmable logic gates, integrated into a flexible connection network is called: „user programmable“ alternative to a dedicated integrated circuit




Programmable Gate: How does it work?

Lösung:

| | | | |
|--------|----|-----|-----|
| In_1 | In | Out | Out |
| — | 00 | 0 | |
| — | 01 | 1 | |
| — | 10 | 1 | |
| — | 11 | 0 | |

Look-up-Table (LUT)
mit 2 Eingängen




Introduction Basics of FPGA





Logic Cell, based on one LUT with 4 inputs,
One fast carry logic and one FF

FF can be used as a D-FF
or a level triggered Latch



LUT can also be used as
16 Bit SRAM memory

One entire Complex Logic Block (CLB) is
based on 4 Logic Cells: Called 2 Slices




- FPGA Chip Architecture
- PSM = Programmable Switch Matrix
- CLB = Complex Logic Block
- LUT = Look Up Tables, main parts inside the CLB
- Horizontal and vertical metal lines, connected through pass transistors inside the PSM,
- Connection and logic information stored into SRAM cells: called FPGA configuration,
- FPGA boot up after power on (e.g. from Flash, 10ms, about 500kB)



- VHDL: Very high speed integrated circuits Hardware Description Language
 - Used to describe the behaviour of a complex functionality intended for the implementation in a “piece of hardware onto a chip (e.g. FPGA, ASIC)
- IP-core: Intellectual **P**roperty
 - Digital Hardware function block (e.g. CAN, MOST, FlexRay, Ethernet, Processor etc.) described in VHDL, typically available in a appropriate design library
 - Hard-IP: Hardware function block, fixed implemented and wired at a chip – hard-IP needs no programmable resources (e.g. PPC405 core inside the Virtex SoC FPGAs
 - Soft-IP: Hardware function block, described in VHDL, can be synthesized towards a dedicated target technology (e.g. FPGA, soft-IP needs programmable resources)



Virtex-II FPGA: integrierte PowerPC® 405 RISC CPUs (PPC405)




| | Fastest DSP | Virtex-II |
|----------|-------------------|----------------|
| 8x8 MAC | 4.8 Billion MAC/s | 0.5 Tera MAC/s |
| 256-FIR | 9.3 MSPS | 180 MSPS |
| 1024-FFT | 10 μ s | 1 μ s |



Hardware-Level

Software-Level





■ System on Chip Field Programmable Gate Arrays (SoC-FPGA)

■ Advantages

- Fast time to Market
- Shorter Design Cycles
- Hardware Updates
- Less design risks
- Long term availability
- Easier IP re-use
- „Early hardware availability“

■ Disadvantages

- Additional effort and time for configuration
- Higher cost per gate

■ Application Specific Integrated Circuits (ASIC)


■ Advantages


- Highest possible integration level
- Lower cost per gate
- No configuration necessary

■ Disadvantages

- Potential design risk
- Higher initial development cost
- Longer time to market
- „Late hardware availability“

Application Example Low Cost Gateway







Optional: Nur für Entwicklung

Date: 21.06.2005
 Author: Carsten Oetker
 Version: 1.0

Future Low-Cost FPGA - Architecture for Gateway

Department **X2E GmbH**

Application Example Low Cost Gateway





- **Most important tasks in the future of embedded system design for automotive:**
 - **Complex Software Development**
 - **System Integration**
- **Necessary: Early target hardware availability**
- **Solution: FPGA based approaches (SoC FPGA or Low Cost Series) used for mass production:**
 - **FPGA enables high degree of design re-use and adaption to future products**
 - **FPGA provides a very good opportunity to solve the device obsolete problem (long term availability, simple re-map to new devices)**



- **Totally programmable hardware based on low cost FGPAs**
 - **System architectures based on soft processors and IP cores**
 - **Highly re-useable software stacks**
- **Entire System composed by hardware and software will become „soft“**
- **FPGA technology: Cost competitive to traditional ASIC solutions**
- **OEMs and suppliers become more independence from silicon providers**



Curriculum Vitae



Dr. rer.nat. Karlheinz E. Weiss, Dipl. Ing.
age: 40 Years

- | | |
|-------------------|---|
| 10/1986 – 09/1992 | Technische Hochschule (TH) Karlsruhe, Germany: major: EE, concentration in integrated circuits and embedded systems, degree: Diplom-Ingenieur (approx. equivalent to an MSEE) |
| 10/1992 – 07/1995 | Development engineer at hyperstone electronics, Konstanz, Germany, microprocessor chip design and embedded systems |
| 07/1995 – 02/2001 | Scientist at the Wilhelm-Schickard-Institute for Informatics at the University of Tübingen and at the FZI (Computer Research Center) at the University of Karlsruhe, Germany |
| 1997 – 2001 | Development of the first generation of car infotainment platform together with Harman/Becker at the FZI, founding of the X2E core design team consisting of five engineers and a couple of electronic students, design of the first generation of the SPYDER-System |
| 12/1999 | Received a Doctor (Dr.rer.nat) in technical computer science from the University of Tübingen, subject: „Architecture design and emulation of embedded systems “ |
| 02/2001 – 03/2005 | Elektroniksystem und Logistik-GmbH (ESG) in Munich, Head electronic system design, system architect for the car infotainment platform altern.IS, responsible for the business and development model as well as marketing and technical sales |
| Since 04/2005 | Founder, CEO and Embedded System Architect, X2E GmbH, Kandel/Rheinland-Pfalz |